

# Table of Contents

Page	Title		Page	Title		Page	Title	
01	TABLE OF CONTENTS		31	Power/Volume Button Debug		61	X	
02	Build Options		32	Sensors		62	+1.8VSB & Load SW	
03	BLOCK DIAGRAM		33	Debug Conn		63	CHARGER	
04	CLOCK DISTRIBUTION		34	SAM_1_PWR_ADC_Debug		64	+5V Load SW	
05	SIGNAL & RESET MAP		35	SAM_2		65	+3P3V Load SW	
06	POWER FLOW 1 of 3		36	X		66	VCCIN Coontroller	
07	POWER FLOW 2 of 3		37	Level Shifters		67	VCCIN DRMOS	
08	POWER FLOW 3 of 3		38	TPM		68	VCCINAUX Controller	
09	I2C MAP		39	Temp Sensor		69	VCCINAUX DRMOS	
10	CPU(1)_Disp,Type-C,MISC		40	REALTEK ALC3269C-GRT CODEC		70	SL1 PWR/ BATT CONN.	
11	CPU(2)_LPDDR		41	Headphone/Speaker Connector		71	SL1 SIGNALS	
12	CPU(3)_ICL POWER1_DDR_VCCSTG		42	Audio Smart Amp		72	+3P3V_HPD/LCD backlight	
13	CPU(4)_ICL_POWER2_VCCIN		43	X		73	X	
14	CPU(5)_GND		44	M.2 SSD Connector		74	KBTP Connector	
15	CPU(6)_CFG_RESERVED		45	USB A 3.0 Port		75	X	
16	LPDDR3(1)_MEMORY DOWN		46	DP Dongle Control		76	X	
17	LPDDR3(2)_MEMORY DOWN		47	X		77	USB Type-C Port	
18	SFF		48	uSD Card B2B		78	X	
19	Mechanical Parts		49	X		79	USB Type-C PD	
20	PCH(1)_SD,HDA,RTC, CLK		50	Wi-Fi_BT		80	X	
21	PCH(2)_CLK,SMB,LPC, SPI		51	X		81	X	
22	PCH(3)_SYS PWR CONTR		52	X		82	X	
23	PCH(4)_CSI,eMMC,CNVi		53	X				
24	PCH(5)_PCIE,USB		54	Camera Front/IR Connector				
25	PCH(6)_CPU,GPIO,MISC		55	VA and VCCRTC				
26	PCH(7)_POWER		56	+VCCSTG				
27	PCH(8)_VCCIN_AUX_Decoupling		57	eDP connector				
28	Power Monitor		58	Silego Controller				
29	Type-C Debug		59	+5VSB & +3P3VSB				
30	Touch Con & Key		60	+1P2V_DUAL&++0P6V_DDR_VDDQ				

## CAD Note:

Property: BUILD-OPT  
DNP = Do Not Place

DBG\_S - Replace with board short for MP  
DBG\_R - Replace with lower cost component for MP  
DBG\_N - Install for Non-Debug Builds  
DBG\_D - Remove from BOM (Depopulate) for MP  
DBG\_T - Used for Telemetry in MP as needed  
DBG\_TS - Used for Telemetry in MP as needed. This part needs to be replaced with a short if telemetry is not needed.


<Variant Name>

Title: Table of Contents		
Engineer: <OrgAddr1>		
Size A3	Project Name EDAN_A_EV1	Rev <RevCode>
Date: Tuesday, May 21, 2019		
Sheet 1 of 82		

CAD Note:

Defaults: Footprint SMD 0201, Cap tmp Coeff X5R, 1% resistors


Title: Build Options		
Engineer: <OrgAddr1>		
Size A3	Project Name EDAN_A_EV1	Rev 1.00
Date: Tuesday, May 21, 2019	Sheet 2 of 82	





## SIGNAL & RESET MAP

Last Update - Feb 13 2018



Power On Sequence



1  $\longrightarrow$  25

# EDAN/HOOK Power Flow EV1


## INTERMEDIATE BUSES




## POINT OF LOAD REGULATORS AND LOAD SWITCHES





# CPU Power Delivery




















BACKSIDE CAP





PRIMARY SIDE










CFG4		
0	Default	enable eDP
1		Disable eDP








LPDDR4X x32 <b>Performance</b>	VDD2	6 caps per Dram, 2 per long edge, 1 per short edge	24x 1μF (0402)
		evenly distribute among all drams	5x 10μF (0603)
	VDDQ	4 per Dram, 2 per short edge	16x 1μF (0402)
		evenly distribute among all drams	5x 10μF (0603)
	VDD1	4 per dram, 1 per corner (connected to edge and inner BGA)	16x 1μF (0402)
		Evenly distribute	5x 10μF (0603)




MEMORY TABLE 1601			
Manufacturer	MPN	Size	MSPN
Samsung	K4U6E3S4AA-MGCL	16Gb (2GB)	M1100585-001
Samsung	K4UBE3D4AA-MGCL	32Gb(4GB)	M1100590-001
Samsung	K4UCE3Q4AA-MGCL	64Gb (8GB)	M1100591-001
Hynix	H9HCNNNBKMALHR-NEE	16Gb (2GB)	M1102096-001
Hynix	H9HCNNNCPMALHR-NEE	32Gb(4GB)	M1102097-001










Title:			
<OrgName>		Engineer:	<OrgAddr1>
Size	Project Name		Rev
Custom	EDAN_A_EV1		1.00
Date:	Tuesday, May 21, 2019	Sheet	19 of 82


W x H 372 x 241 mm











Please place testpoints at back of SoC and as close as possible.





PCIE M.2 SSD



USB3 SL40

USB3 TYPE A AND BSSB

USB2 SL40


USB2 USB-A PORT


USB2 USB-C PORT1


USB2 Camera


Title: PCH(5)_PCIE,USB			
Engineer: <OrgAddr1>			
Size	Project Name	Rev	
Custom	EDAN_A_EV1	1.00	
Date:	Tuesday, May 21, 2019	Sheet	24 of 82












Avila  
+VSYS  
while  
Carmel  
monitors  
+3P3VAS

- [69] PM\_VCCIN\_AUX\_IN+
- [69] PM\_VCCIN\_AUX\_IN-
- [34] PM\_+1P8V\_SAM+
- [34] PM\_+1P8V\_SAM-
- [63] PM\_VSYS+
- [63] PM\_VSYS-
- [62] PM\_1P8VSB\_IN+
- [62] PM\_1P8VSB\_IN-

Address (7b) = 0x10

Ir=12uA

Changed Build-opt to ALL for pull-ups and 0ohm as Burnside Bridge is connected to the same I2C



Ir\*2 = 730uA

Avila +5VSB while Carmel monitors PM\_BLADE\_IN+

- [59] PM\_5VSB\_IN+
- [59] PM\_5VSB\_IN-
- [59] PM\_3P3VSB\_IN+
- [59] PM\_3P3VSB\_IN-
- [65] PM\_3P3V\_SSD+
- [65] PM\_3P3V\_SSD-
- [65] PM\_3P3V\_WWAN+
- [65] PM\_3P3V\_WWAN-

Address (7b) = 0x12


Part B  
5VSB  
3P3 VSB  
1P8 VSB  
3P3V WWAN

- [67] PM\_VCCIN\_IN+
- [67] PM\_VCCIN\_IN-
- [60] PM\_1P1V\_DDR\_VDD2\_IN+
- [60] PM\_1P1V\_DDR\_VDD2\_IN-
- [65] PM\_3P3V\_PANEL\_IN+
- [65] PM\_3P3V\_PANEL\_IN-
- [72] PM\_BKLT\_IN+
- [72] PM\_BKLT\_IN-


Address (7b) = 0x14

Part C  
3P3 Panel  
Display Backlight  
3P3V SSD

MAX34417 VDD Average Supply Current  
700uA PDNB=VIO and SLOW=GND  
10uA PDNB=VIO and SLOW=VIO  
2uA PDNB=GND  
6x700uA=4.2mA  
3.3Vx4.2mA=13.86mW









Not to be used for DEBUG build  
Use MTP points on pg 31 instead


## 60 pin Drive Connector





## 50 pin Flex Breakout





## 80 pin Sense Connector




## 80 pin Flex Breakout




NOTE: Place shorts close to Master ATrig.




## SPI Buffer





Title: <b>Button &amp; Diagnostic Conn</b>			
Engineer: <b>&lt;OrgAddr1&gt;</b>			
Size: Custom	Project Name		Rev: 1.00
Date: Tuesday, May 21, 2019	Sheet: 31	of: 82	


Report errors to Steven



W x H 532 x 295 mm




Title: Cethera Sensor Connection			
Engineer: <OrgAddr1>			
Size	Project Name	Rev	
A2	EDAN_A_EV1	1.00	
Date: Tuesday, May 21, 2019	Sheet 32 of 82		





System  
Aggregator  
Module

Configuration ID TBD



TBL 3400

SKU ID - ADC0 - CFG_ID_ONES - PIO0_15/ADC0_3						
Hex number	Binary	Decimal	Resistor ID	ADC count lower limit	ADC count upper limit	Edan
0	0000	0	1	0	114	dTPM + Wifi
1	0001	1	121	115	309	n/a
2	0010	2	210	310	464	No TPM + Wifi
3	0011	3	301	465	607	n/a
4	0100	4	402	608	755	
5	0101	5	510	756	904	
6	0110	6	634	905	1078	
7	0111	7	806	1079	1271	
8	1000	8	1000	1272	1485	Reserved for SW ID
9	1001	9	1300	1486	1756	n/a
A	1010	10	1740	1757	2060	Reserved for SW ID
B	1011	11	2370	2061	2398	n/a


Memory ID - ADC1 - CFG_ID_TENS - PIO0_16/ADC0_4						
Hex number	binary	decimal	Resistor ID	ADC count lower limit	ADC count upper limit	Edan
0	0000	0	1	0	114	LP4x_2GB_K4U6E3S4AA-MGCL_SAMSUNG_M1100585-001
1	0001	1	121	115	309	LP4x_4GB_K4UBE3D4AA-MGCL_SAMSUNG_M1100590-001
2	0010	2	210	310	464	LP4x_8GB_K4UCE3Q4AA-MGCL_SAMSUNG_M1100591-001
3	0011	3	301	465	607	
4	0100	4	402	608	755	
5	0101	5	510	756	904	LP4x_2GB_H9HCNNNBKMLHR-NEE_Hynix_M1102096-001
6	0110	6	634	905	1078	LP4x_4GB_H9HCNNNCPMALHR-NEE_Hynix_M1102097-001

Build ID - ADC2 - CFG_ID_HUNS - PIO2_0/ADC0_7						
Hex number	binary	decimal	Resistor ID	ADC count lower limit	ADC count upper limit	Edan
0	0000	0	1	0	114	EV1
1	0001	1	121	115	309	EV1.1
2	0010	2	210	310	464	EV1.5
3	0011	3	301	465	607	EV2
4	0100	4	402	608	755	DV





Program ID - ADC3 - CFG_ID_THOS - PIO2_1/ADC0_8						
Hex number	binary	decimal	Resistor ID	ADC count lower limit	ADC count upper limit	Edan
0	0000	0	1	0	114	
1	0001	1	121	115	309	
2	0010	2	210	310	464	
3	0011	3	301	465	607	

W x H 422 x 310 mm


SAM Power, ADC, & Debug			
Title:			
Size	Project Name	Engineer: <OrgAddr1>	Rev
A2	EDAN_A_EV1		1.00
Date:	Tuesday, May 21, 2019	Sheet	34 of 82







Series Rs to protec inputs in event SAM drives signals HIGH and Silego IC is not powered



20170908sjsl428  
title is: SAM Level shifters


Report errors to Steven

Title: <b>SAM Level Shifters</b>		
<OrgName> Engineer: <OrgAddr1>		
Size	Project Name	Rev
Custom	<b>EDAN_A_EV1</b>	1.00
Date:	Tuesday, May 21, 2019	Sheet 37 of 82

Trusted Platform Module




TBL3801

TBL3801		
Ref	Nuvoton	NationZ
R3804	NO-STUFF	X811786-001
R3805	X811786-001	NO-STUFF
R3806	NO-STUFF	X811786-001
R3807	NO-STUFF	X811786-001
R3808	NO-STUFF	X811786-001
R3809	NO-STUFF	X811786-001
C3807	NO-STUFF	M1091281-001
U3801	M1041056-001	M1099468-001




Neet INT Conn, May need add'l cfg for NatZ

**+5V\_FAN**  
**I<sub>max</sub>=0.7A**  
**Trace Width>30mil**




temp sensor for the right location testing

DEVICE TWO-WIRE ADDRESS	A0 PIN CONNECTION
1001000	Ground
1001001	V+
1001010	SDA
1001011	SCL



7-bit I2C Address = 0x48




**Skin2**  
7-bit I2C Address = 0x49

20170908sjs/321  
title is: Temp Sensor/ System Fan


Title: Temp Sensor/System Fan	
<OrgName>	Engineer: <OrgAddr1>
Size A3	Project Name <b>EDAN A EV1</b>
Date: Tuesday, May 21, 2019	Rev 1.00
Sheet 39	of 82








HP/MIC1 Combo Jack



This is the Lynx combo jack. Schematic symbol is only used for the footprint (Screw on connector). Therefore, it is DNP.

DNP J4103


LYNX Speaker Connector



LYNX Speaker Connector




Title: Universal Jack / Speaker HDR /DMIC HDR			
<OrgName>		<OrgAddr1>	
Size	Project Name	Engineer:	Rev
Custom	EDAN_A_EV1		1.00
Date:	Tuesday, May 21, 2019	Sheet	41 of 82







R4210 R4212


Mode	Gain	RX (ohm)	RY (ohm)
Master	20dB	NC	0
	26dB	75K	15K
	32dB	65K	25K
	15dB	55K	35K
Slave	20dB	45K	45K
	26dB	35K	55K
	32dB	25K	65K
	15dB	0	NC

AM1	AM0	PWM SW Frequency (KHz)		
		Min.	Typical	Max.
Low	Low	300	400	500
Low	High	375	500	625
High	Low	450	600	750
High	High	750	1000	1250




Title:		<OrgAddr1>	
Engineer:		<OrgAddr1>	
Size	Project Name	Rev	
Custom	EDAN_A_EV1	1.00	
Date: Tuesday, May 21, 2019		Sheet 43 of 82	






USB 3.0 Connector Pinouts<sup>[44]</sup>

Pin	Color	Signal name ("A" Connector)	Signal name ("B" Connector)	Description
Shell	N/A	Shield		Metal housing
1	Red		VBUS	Power
2	White		D-	USB 2.0 differential pair
3	Green		D+	
4	Black		GND	Ground for power return
5	Blue	StdA_SSRX-	StdB_SSTX-	SuperSpeed transmitter differential pair
6	Yellow	StdA_SSRX+	StdB_SSTX+	
7	N/A		GND_DRAIN	Ground for signal return
8	Purple	StdA_SSTX-	StdB_SSRX-	SuperSpeed receiver differential pair
9	Orange	StdA_SSTX+	StdB_SSRX+	






TS3USB30E

EN	S	Connection
L	L	AUX for DP [D1 to D]
L	H	DDC for HDMI [D2 to D]
H	X	HI-Z

W x H 337 x 218 mm


Title: DP Dongle Control		
Engineer: <OrgAddr1>		
Size A4	Project Name EDAN_A_EV1	Rev 1.00
Date: Tuesday, May 21, 2019	Sheet 46	of 82






Title: mDP	
<OrgName>	Engineer: <OrgAddr1>
Size Custom	Project Name EDAN_A_EV1
Date: Tuesday, May 21, 2019	Rev 1.00
Sheet 47 of 82	

W x H 392 x 254 mm






Title: Camera IR			
<OrgName>		Engineer:	<OrgAddr1>
Size	Project Name	Rev	
Custom	EDAN_A_EV1	2.89.6	
Date:	Tuesday, May 21, 2019	Sheet	49 of 82

W x H 402 x 250 mm

LAYOUT NOTE:  
WIFI\*D50 and WIFI\*S50 routed with impedance control


Non-50-Ohm System -> Follow Intel Layout

BT ON CHA LB





WiFi Harrison Peak

Filters and switches need to be reviewed by RF team and ME






Right antenna connector




Non-50-Ohm System -> Follow Intel Layout

Confirm CNV strapping for ICL-HrP only




LAYOUT NOTE:  
PLACE C5022 at A11  
PLACE 4.7UF C5023 as close as possible to A11




LAYOUT NOTE:  
CNV\*D100 nets routed as 85-Ohm differential pairs

LAYOUT NOTE:  
PLACE CNV\_WT\* TPS NEAR U5001;  
Stubbs should be minimized and limited to just a VIA for access  
Consider removing CNV\_WT\* TPS in later builds



+3P3V\_WWAN  
3.3V +/- 0.165V  
200 mVPP, 10-500kHz  
300 mVpp -- allowed power rail noise  
TRISE (0-3.3V) < 10mSec  
RISING EDGE SHALL BE WITHOUT GLITCHES OR STEPS  
RIPPLE SHALL NOT DIP MORE THAN 0.3V; OTHERWISE MAY BE INTERPRETED AS POK





Title: Empty		
Engineer: <OrgAddr1>		
Size	Project Name	Rev
Custom	EDAN_A_EV1	1.00
Date: Tuesday, May 21, 2019	Sheet 51 of 82	1

W x H 377 x 244 mm



Title: Camera power			
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom	EDAN_A_EV1		2.89.6
Date:	Tuesday, May 21, 2019		Sheet 52 of 82

W x H 387 x 250 mm





Place close to pin 23,25

W x H 437 x 328 mm

Title: Blank			
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom	EDAN_A_EV1		2.89.6
Date: Tuesday, May 21, 2019		Sheet 53 of	82

Sensor Connector to IR and RGB Cameras, Left and Right Microphones, and ALS Sensor

Check with Camera/RF/Power team for regulation, filtering, and component info

Power regulation, Privacy LED and sensors moved locally on sensor board. IRLED Buck regulation local to mb

Odd side of the J54001 connector faces the North edge of the PCB

ALS 7-bit I2C Address = 0x44

Title: Camera Front

OrgName: EDAN\_A\_EV1

Engineer: 2.89.6

Date: Tuesday, May 21, 2019

Sheet 54 of 82

Sensor Connector to IR and RGB Cameras, Left and Right Microphones, and ALS Sensor

Check with Camera/RF/Power team for regulation, filtering, and component info

Power regulation, Privacy LED and sensors moved locally on sensor board. IRLED Buck regulation local to mb

Odd side of the J54001 connector faces the North edge of the PCB

ALS 7-bit I2C Address = 0x44

Title: Camera Front

OrgName: EDAN\_A\_EV1

Engineer: 2.89.6

Date: Tuesday, May 21, 2019

Sheet 54 of 82

Sensor Connector to IR and RGB Cameras, Left and Right Microphones, and ALS Sensor

Check with Camera/RF/Power team for regulation, filtering, and component info  
Power regulation, Privacy LED and sensors moved locally on sensor board. IRLED Buck regulation local to mb  
Odd side of the J54001 connector faces the North edge of the PCB

ALS 7-bit I2C Address = 0x44

W x H 592 x 254 mm

Title: Camera Front	
Size	Project Name
A2	EDAN_A_EV1
Date: Tuesday, May 21, 2019	Sheet 54 of 82


Sensor Connector to IR and RGB Cameras, Left and Right Microphones, and ALS Sensor

Check with Camera/RF/Power team for regulation, filtering, and component info  
Power regulation, Privacy LED and sensors moved locally on sensor board. IRLED Buck regulation local to mb  
Odd side of the J54001 connector faces the North edge of the PCB


ALS 7-bit I2C Address = 0x44

W x H 592 x 254 mm

Title: Camera Front	
Size	Project Name
A2	EDAN_A_EV1
Date: Tuesday, May 21, 2019	Sheet 54 of 82























Title: VNN BYPASS Rails	
<OrgName>	Engineer: <OrgAddr1>
Size Custom	Project Name EDAN_A_EV1
Date: Tuesday, May 21, 2019	Rev 1.00
Sheet 61 of 82	1

W x H 402 x 250 mm










Title: +5V Load SW		
Engineer: <OrgAddr1>		
Size A3	Project Name EDAN_A_EV1	Rev 1.00
Date: Tuesday, May 21, 2019	Sheet 64	of 82

























ICCMAX: 26A  
ITDC: 10A

Switching Frequency (kHz)	Resistor to GND (Ω)		Mode	Resistor to GND (Ω)	Valley Current Limit (A)	Resistor to GND (Ω)
500	0		Non-interleaving, slew down	0	14	0
700	90k		Non-interleaving, decay	Float	20	90k
1000	150k		Interleaving, slew down	90k	26	150k
1200	Float		Interleaving, decay	150k	32	Float

TRUTH TABLE		
S+ (PIN 8)	S- (PIN 10)	FUNCTION
X	0	D- = HSD1-
X	1	D- = HSD2-
0	X	D+ = HSD1+
1	X	D+ = HSD2+





Present State			Trigger	Output		
SL1_UART_TX	SL1_UART_RX	1W/2W Detect	Initial A/D read	SL1_UART_TX_SEL_N	SL1_UART_RX_SEL_N	SL Polarity
Low	Low	Detach	n/a	Low	Low	Detach
Low	High	1W	n/a	High	Low	Straight up
High	Low	1W	n/a	Low	High	Reversed
High	High	2W	Valid	Low	Low	Straight up
High	High	2W	Invalid	High	High	Reversed



Title: SL1 SIGNALS	
<OrgName>	Engineer: <OrgAddr>
Size A2	Project Name EDAN_A_EV1
Date: Tuesday, May 21, 2019	Rev 1.00
Sheet 71	of 82









Title:		PCIe GPU	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A2	EDAN_A_EV1		1.00
Date:	Tuesday, May 21, 2019	Sheet	73 of 82

KBTP CONNECTOR  
Pin1 Top Left








KIP UART Debug gated Sniffer (Dual AND gate, )  
Place U7410 close to J7401 UART lines to minimize stubs

5	4	3	2	1
D				D
C				C
B				B
A				A


Title: Power Protect		
<OrgName> Engineer: <OrgAddr1>		
Size Custom	Project Name EDAN_A_EV1	Rev 1.00
Date: Tuesday, May 21, 2019	Sheet 75 of 82	


W x H 357 x 231 mm



W x H 427 x 276 mm



Title: <b>Frames, Holes, &amp; Mechanical</b>		
<OrgName>		Engineer: <OrgAddr1>
Size	Project Name	Rev
Custom	<b>EDAN_A_EV1</b>	1.00
Date: Tuesday, May 21, 2019	Sheet 76	of 82







Title: Blank	
Engineer: <OrgAddr>	
Size: Custom	Project Name: EDAN_A_EV1
Date: Tuesday, May 21, 2019	Rev: 1.00
Sheet 78 of 94	







**ADCIN1: EXTERNAL BUS POWER**  
**ADCIN2: I2C SETTINGS**  
7-BIT I2C ADDRESS  
I2C1 - 0X20  
I2C2- 0X38







Title:		ACC Radio	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
A2	EDAN_A_EV1	1.00	
Date:	Tuesday, May 21, 2019	Sheet	81 of 82



Title: <b>Holes, Shields &amp; Fences</b>	
Engineer: <b>&lt;OrgAddr&gt;</b>	
Size: <b>Custom</b>	Project Name: <b>EDAN_A_EV1</b>
Date: <b>Tuesday, May 21, 2019</b>	Rev: <b>1.00</b>
Sheet <b>82</b> of <b>82</b>	